CLAIMS

What is claimed is:

1. A method comprising:

receiving a system management interrupt (SMI);

checking the state of a second processor with a first processor; and

- (a) if the state of the second processor is inactive, handling the SMI with the first processor;
- (b) if the state of the second processor is active and not in SMI mode, waiting for the second processor to enter SMI mode;
- (c) if the state of the second processor is active and in SMI mode, handling the SMI on both the first and the second processors.
- 2. The method of claim 1, wherein checking the state of a second processor with a first processor comprises:

examining a storage medium with the first processor, wherein the storage medium stores values representative of the second processor's state.

3. The method of claim 2, wherein the storage medium is system memory.

- 4. The method of claim 3, wherein the system memory stores values representative of the second processor's state in a synchbyte.
- 5. The method of claim 4, wherein the synchbyte, when having a first value, represents that the second processor is in an inactive state.
- 6. The method of claim 4, wherein the synchbyte, when having a second value, represents that the second processor is active but not in SMI mode.
- 7. The method of claim 4, wherein the synchbyte, when having a third value, represents that the second processor is in an active state and in SMI mode.
- 8. The method of claim 2, wherein the storage medium is a register.
- 9. The method of claim 2, wherein the register is located in the second processor.
- 10. The method of claim 2, wherein the storage medium's default value represents an inactive state for the second processor.

- 11. The method of claim 2, further comprising:

 updating the storage medium with the second processor to reflect
 the second processor's current state.
- 12. The method of claim 11, wherein updating the storage medium comprises: writing a value to the storage medium to represent an inactive state, if the second processor is going into a low power state.
- 13. The method of claim 11, wherein updating the storage medium comprises: writing a value to the storage medium to represent an active and not in SMI mode state, if the second processor is waking-up and not in SMI mode.
- 14. The method of claim 11, wherein updating the storage medium comprises: writing a value to the storage medium to represent an active and in SMI mode state, if the second processor is entering SMI mode.
- 15. The method of claim 1, further comprising:

 generating the SMI before receiving the SMI.
- 16. The method of claim 15, wherein generating the SMI is done through software.

- 17. The method of claim 15, wherein generating the SMI is done through hardware.
- 18. The method of claim 1, wherein the first and second processors are logical processors.
- 19. The method of claim 1, wherein the first and second processors are physical processors.
- 20. A method comprising:

assigning a first memory space for system management to a first processor; and

assigning a second memory space for system management to a second processor, wherein the second memory space partially overlaps the first memory space leaving at least a first non-overlapping region.

- 21. The method of claim 20, wherein the overlap of the first and second memory space also leaves a second non-overlapping region.
- 22. The method of claim 20, wherein the size of the first non-overlapping region is at least the size of a save-state area for the first processor.

- 23. The method of claim 21, wherein the size of the second non-overlapping region is at least the size of a save-state area for the second processor.
- 24. The method of claim 23, wherein the size of first and second nonoverlapping regions are at least the size of a system management interrupt (SMI) handler code for the second processor.
- 25. The method of claim 20, wherein the overlapping region contains a synchronization area to store the system management state of at least the second processor.
- 26. The method of claim 20, wherein the overlapping region contains the save-state area for the first processor.
- 27. The method of claim 26, wherein the first non-overlapping region contains the save-state area for the second processor.
- 28. The method of claim 20, wherein the first and second memory spaces are in system memory.
- 29. The method of claim 20, wherein the first and second processors are logical processors.

30. The method of claim 20, wherein the first and second processors are physical processors.

31. A microprocessor comprising:

a first logical processor and a second logical processor coupled to a storage medium, wherein the storage medium stores the system management state of the second logical processor.

- 32. The microprocessor of claim 31, wherein the storage medium is a register in one of the processors.
- 33. The microprocessor of claim 31, wherein the storage medium represents that the second processor is in an inactive state.
- 34. The microprocessor of claim 31, wherein the storage medium represents that the second processor is in an active and not in SMI state.
- 35. The microprocessor of claim 31, wherein the storage medium represents that the second processor is in an SMI mode.
- 36. An apparatus comprising:

a storage medium, coupled to a first and second logical processor, having a first memory range assigned to the first processor for system management and a second memory range assigned to the second processor for system management, wherein the first and second memory ranges partially overlap leaving a first and second non-overlapping range.

- 37. The apparatus of claim 36, wherein the size of the first and second non-overlapping ranges are at least the size of the first and second processor's save-state area respectively.
- 38. The apparatus of claim 36, wherein the first and second processors are logical processors.
- 39. The apparatus of claim 36, wherein the first and second processors are physical processors.
- 40. The apparatus of claim 36, wherein the overlapping region has a synchronization area that may be modified by both the first and the second processor.

42. The apparatus of claim 41, wherein the synchbyte is used to synchronize the first and second processors before handling a system management interrupt.

43. A system comprising:

a controller hub, coupled to a first and a second processor;
a storage medium, coupled to the first and the second processor, to
store the system management state of at least the second processor,
wherein the first processor checks the system management state of the
second processor after a first system management interrupt (SMI) is
received.

- 44. The system of claim 43, wherein the first processor handles the SMI without waiting for the second processor, if the system management state of the second processor is inactive.
- 45. The system of claim 43, wherein the first processor waits for the second processor to enter SMI mode and update the storage device, if the system management state of the second processor is active and not in SMI mode.

- 46. The system of claim 43, wherein the SMI is handled on both the first and second processors, if the system management state of the second processor is active and in SMI mode.
- 47. The system of claim 43, wherein the storage medium is system memory.
- 48. The system of claim 47, wherein system memory contains a synchbyte that stores values representative of at least the second processors system management state.
- 49. The system of claim 43, wherein the storage device is a register.
- 50. The system of claim 43, wherein the storage device is flash memory.
- 51. The system of claim 43, wherein the first and second processors are logical processors.
- 52. The system of claim 43, wherein the first and second processors are physical processors.

53. A system comprising:

a first processor, coupled to a memory, having a first address range in the memory assigned for system management; and

a second processor, coupled to the memory, having a second address range in the memory assigned for system management, wherein the first and second address ranges partially overlap leaving a first non-overlapping range and a second non-overlapping range.

- 54. The system of claim 53, wherein the first and second non-overlapping ranges are at least the size of a save state range for each processor.
- 55. The system of claim 53, wherein the first and second non-overlapping ranges are at least the size of the system management interrupt (SMI) handler code for the second processor.
- 56. The system of claim 53, wherein the memory is system memory.
- 57. The system of claim 53, wherein the first and second processors are logical processors.
- 58. The system of claim 53, wherein the first and second processors are physical processors.